FEDEVEL
Platform forum

JMFernandez , 04-14-2016, 11:25 AM

Hello Robert.
I have just finished Lesson7 on the Schematic and PCB Design Course. When I route the DIFF100 net in the iMX53 DDR Layout document, I find that the unrouted tracks are configured to have a width much more bigger than the indentical tracks on the memory modules that are already routed. Why is this happening? It is ok or I have to change something?

Thank you in advance.

robertferanec , 04-15-2016, 06:42 AM

@JMFernandez Please, could you attach some screenshots?