Platform forum

Hole-to-Hole Rules for press fit connectors

JohnsonMiller , 05-22-2023, 04:16 AM
I have a thick 5mm PCB with press-fit connectors on both sides, pads are full-stack and is top-to-bottom, pins on both sides have the same net, so electrically there is no problem. But when running DRC, I am receiving lots of hole-to-hole errors, I need the rule to inform Altium that both hole sets belong to the same net and it is ok to be placed on the same location, any help?
I have already tried some options, but no success!
WhoKnewKnows , 05-22-2023, 10:01 PM
I think you might have to create a dual connector footprint. IE a footprint that has a 3D model connector on both sides.

Perhaps in the schematic, every other connector will be a standard type so it shows up in the PCB design, and the others will appear the same in the schematic, but the type will be mechanical so they're included in the BOM but not expected to be part of the PCB circuit.

Even if you get your current design to not have errors, I suspect there will be double drill hits on each hole. Plus too likely not to get the connectors perfectly aligned.

Hope this helps 🤷
JohnsonMiller , 05-23-2023, 01:21 AM
Thank you for your suggestions and comments,

- A footprint with a 3D model on both sides won't help, since we sometimes need to make connectors DNP, i.e. top mounted while paired bottom not mounted
- I made connectors as mechanical, but no change still I am receiving errors. I am going to create a new part for back-mounted connectors, and remove pins.
- This "double drill hit" looks serious issue, I was not aware of it. Are you sure that the manufacturer (or ALTIUM) does not process NC_DRILL files to remove double hits from drill data? Drilling a hole two times, considering the tolerance of drilling, can cause issues and the hole diameter will increase so the connecter does not fit properly.

Another question, how can I make a component excluded from DRC? I have a special mounting hole, I know it has some violations, but want ALTIUM to ignore it.
Abdullah Ansari , 05-23-2023, 05:31 AM
Do as in the below snap.

JohnsonMiller , 05-25-2023, 02:31 AM
Thank you for your help, using your suggestions I managed to solve the Hole-to-Hole violation.

There is a strange violation! In design, we have pads that are "direct connected" to planes. After running tools -> Split Planes -> Rebuild split plane on all layers, there is no violation on pads, but after running DRC, a large number of violations show up, here is the screenshot. Wondering what is the reason? Since I am seeing no violation then after a DRC run violation appears without any PCB change, I assume something is wrong with Altium. Looks like it does not save rebuild data, any comments?
Abdullah Ansari , 05-26-2023, 04:09 AM
It seems you have placed multiple pads on each other. Also please check whether they are plated or not. TH pads has to be plated to be connected in inner layer.
JohnsonMiller , 05-29-2023, 11:32 PM
@Abdullah Ansari, the design is a thick 5mm board with a press-fit connector on each side,
Yes, we have to place TH pads on each side and they overlapped,
I have also checked, and the pads are plated.
Another point is that PAD-to-Plan is directly connected. The strange issue is that I am receiving errors not for all pads, just a few pads! But the erroneous pad has no difference from the next pad which has no problem.
Abdullah Ansari , 05-30-2023, 12:39 AM
I would suggest instead of Plane use polygon pour. it might help.
JohnsonMiller , 05-31-2023, 12:44 AM
But what do you think about the logic behind this error?
My suggestion, it looks to be a bug in Altium's DRC engine. If you check the error statement, it claims 0 sq. mm, it does not make sense!
robertferanec , 05-31-2023, 12:53 AM
did you try to remove the via and place it back? it really looks like multiple vias on the top of each other (see the text with pin name) and that would show 0
JohnsonMiller , 05-31-2023, 08:30 AM
@robertferanec, it is not via, but pads of two connectors one on top and the other on the bottom side of the board.
And the strange issue, I have many similar pads with GND plan connection, but only a few are included in the DRC report. If there is something wrong, I was expecting them all on the list.
robertferanec , 06-05-2023, 04:09 AM
it is not via, but pads of two connectors one on top and the other on the bottom side of the board.
- ah. I am not sure then
qdrives , 06-05-2023, 02:05 PM
"Unrouted net" rule. So do you see all the pins connected on the plane layer(s)?
What if you would manually add a trace (ie. on the top) to connect the pads?
Use our interactive Discord forum to reply or ask new questions.
Discord invite
Discord forum link (after invitation)

Didn't find what you were looking for?